Challenging 3D ICs mean changes for CMP processes
3rd March 2016
Semiconductor device designers are continuously looking for ways to maximise the number of nodes that fit into each area of semiconducting wafers. CMP processing of 3D stacked logic devices in the form of finFETs and 3D memory can prove more difficult to process than planar ICs. Many more steps are required throughout the process.
Read more >